




锁相环模拟测试

2020年4月17日 10:53



```
% simulate the PLL process
for n=2:Tfinal/Ts % No of iteration of the PLL process in the simulation time
```



Sine and Cosine Generation
The PLL uses sin and cos calculation, these calculations can consume large number of cycles in a typical microcontroller. To avoid this issue, the sine and cosine value is generated in this module by applying the principle of integration.

```

wo=f(wn,T,f)*yff(1);
werror(n+1)=(wo-wn)*f(0.00318309886,T,f);

%Integration process
Mysin(1)=Mysin(2)+wo*f(Ts,T,f)*(Mycos(2));
Mycos(1)=Mycos(2)-wo*f(Ts,T,f)*(Mysin(2));
%Limit the oscillator iterations
Mysin(1)=max(Mysin(1)f(1,0,T,f));
Mysin(1)=min(Mysin(1)f(1,0,T,f));
Mycos(1)=max(Mycos(1)f(1,0,T,f));
Mycos(1)=min(Mycos(1)f(1,0,T,f));
Mysin(2)=Mysin(1);
Mycos(2)=Mycos(1);
%Update the output phase
theta(1)=theta(2)+wo*T;
%Output phase reset condition
if(Mysin(1)>0.8 && Mysin(2)<0)
theta(1)=f(p,T,f);
end
SinGen(n+1)=Mycos(1);
Plot_Var(n)=Mysin(1);

```

the coefficients for the notch filter can be adaptively changed as the grid frequency varies by calling a routine in the background that estimates the coefficients based on measure grid frequency.

```
%notch filter design
c1=0.1; c2=0.00001; X=2*c2*wn^2*T; Y=2*c1*wn^2*T; Z=wn^2*wn^2*T*T;
B_notch=[1 (X-Z) (-X+Z+1)]; A_notch=[1 (Y-Z) (-Y+Z+1)];
B_notch=fl(B_notch,T,F); A_notch=fl(A_notch,T,F);
```

Using Pre-Computation With the DF13 Controller

<file:///E:/mcu/新建文件夹/C2000%20D%20Controller%20Library%20Users%20Guide.pdf>

In control applications, the time between sampling the feedback and generating a corrective output is known as "sample-to-output delay". This delay impacts a phase lag into the loop that, in general, degrades performance. The computation time of the controller (and therefore the phase lag) can be reduced by preempting those terms in the difference equation, which is already known when the new input sample arrives. The controller need then only compute one partial product, regardless of the order of the controller.

```
arm_sin_cos_f32( float32_t theta, float32_t * pSinVal, float32_t * pCosVal);
```

Computes the trigonometric sine and cosine values using a combination of table lookup and linear interpolation.

```
float32_t arm_sin_f32 (      float32_t      x      )
```

Parameters

[in] x input value in radians.

Returns

sin(x)


```
void arm_float_to_q15 (const float32_t *pSrc, q15_t *pDst, uint32_t blockSize)
```

Converts the elements of the floating-point vector to Q15 vector.

http://www.keil.com/pack/doc/cmsis/DSP/html/group__sin.html#gae164899c4a3fc0e946dc5d55555fe541



CMSIS

CMSIS-DSP

CMSIS DSP Software Library

Version 1.8.0

General

Core(A)

Core(M)

Driver

DSP

NN

RTOS v1

RTOS v2

Pack

Build

S

Main Page

Usage and Description

Reference

▼ CMSIS-DSP

CMSIS DSP Software Library

Revision History of CMSIS-DSP

Deprecated List

▼ Reference

► Basic Math Functions

▼ Fast Math Functions

► Square Root

► Cosine

▼ Sine

arm_sin_f32

arm_sin_q15

arm_sin_q31

► Complex Math Functions

► Elliptic Functions

Sine

Fast Math Functions

Functions

float32_t arm_sin_f32 (float32_t x)

Fast approximation to the trigonometric sine function for floating-point data.

q15_t arm_sin_q15 (q15_t x)

Fast approximation to the trigonometric sine function for Q15 data. More...

q31_t arm_sin_q31 (q31_t x)

Fast approximation to the trigonometric sine function for Q31 data. More...


Description

CMSIS DSP LIB ENABLE in STM32CUBEIDE

2020年4月17日 22:35



复制了三个头文件，源自 Or 添加相应的路径




__FPU_PRESENT , 且数值1

编译成功

__TARGET_FPU_VFP

ARM_MATH_CM4



链接相应源文件

测试代码，生成了一个正弦表

```
/* USER CODE BEGIN 0 */
#include<arm_math.h>
float32_t fsin,fcos;
float32_t ftheta;
float32_t famp =0.9;
#define pi 3.141592653
float32_t fthetstep = 2*pi*50/3000;
int16_t mysin[60];
```

```
/* USER CODE END 0 */


/**
 * @brief The application entry point.
 * @retval int
 */
int main(void)
{
    /* USER CODE BEGIN 1 */

    for (int i = 0; i < 60; i++) {
        ftheta += fthetstep;

        if (ftheta > 2 * pi)
            ftheta = 0;
        arm_sqrt_f32(ftheta, &fsin);

        //arm_sin_cos_f32( ftheta, &fsin, &fcos);

        fsin = arm_sin_f32(ftheta );
        arm_mult_f32 (&fsin, &famp, &fsin, 1);
        arm_float_to_q15 (&fsin, &mysin[i], 1);
    }
}
```




CMSIS-DSP library with IAR Embedded Workbench

2022年4月3日 6:04

you enable the use of the CMSIS-DSP library by first choosing a Cortex-M device,

Second, set the CMSIS-DSP library option in the General Options>Library Configuration page. This will set the PATH for C preprocessor and import the pre-build CMSIS library.



These settings are all you need to be able to use CMSIS-DSP from IAR Embedded Workbench for ARM.



信号源

2020年4月18日


15:51

→	TEMPER	0x0018604	0x2018
00	00000000	(21.1)	0x0
01	00000000	(20.0)	0x0
02	00000000	(19.0)	0x0
03	00000000	(18.0)	0x0
04	00000000	(17.0)	0x0
05	00000000	(16.0)	0x0
06	00000000	(14.0)	0x0
07	00000000	(13.0)	0x1
08	00000000	(12.0)	0x0
09	00000000	(11.0)	0x0
0A	00000000	(10.0)	0x0
0B	00000000	(9.0)	0x0
0C	00000000	(8.0)	0x0
0D	00000000	(7.0)	0x0
0E	00000000	(6.0)	0x0
0F	00000000	(5.0)	0x1
10	00000000	(4.0)	0x0

▼  MCR	0x40015800	0x20010000
BRSTMA	[30:2]	0x0









FPGA 内部寄存器地址表				
DAC 寄存器地址表				
DAC_0	0x00000000	0x301F	0x0000	0x301F
DAC_1	0x00000004			
DAC_2	0x00000008		0x0000	0x001B
DAC_3	0x0000000C	0x0000	0x0000	0x001B
DAC_4	0x00000010	0x0000	0x0000	0x001B
DAC_5	0x00000014	0x0000	0x0000	0x001B
DAC_6	0x00000018	0x0000	0x0000	0x001B
DAC_7	0x0000001C	0x0000	0x0000	0x001B
DAC_8	0x00000020	0x0000	0x0000	0x001B
DAC_9	0x00000024	0x0000	0x0000	0x001B
DAC_10	0x00000028	0x0000	0x0000	0x001B
DAC_11	0x0000002C	0x0000	0x0000	0x001B
DAC_12	0x00000030	0x0000	0x0000	0x001B
DAC_13	0x00000034	0x0000	0x0000	0x001B
DAC_14	0x00000038	0x0000	0x0000	0x001B
DAC_15	0x0000003C	0x0000	0x0000	0x001B
DAC_16	0x00000040	0x0000	0x0000	0x001B
DAC_17	0x00000044	0x0000	0x0000	0x001B
DAC_18	0x00000048	0x0000	0x0000	0x001B
DAC_19	0x0000004C	0x0000	0x0000	0x001B
DAC_20	0x00000050	0x0000	0x0000	0x001B
DAC_21	0x00000054	0x0000	0x0000	0x001B
DAC_22	0x00000058	0x0000	0x0000	0x001B
DAC_23	0x0000005C	0x0000	0x0000	0x001B
DAC_24	0x00000060	0x0000	0x0000	0x001B
DAC_25	0x00000064	0x0000	0x0000	0x001B
DAC_26	0x00000068	0x0000	0x0000	0x001B
DAC_27	0x0000006C	0x0000	0x0000	0x001B
DAC_28	0x00000070	0x0000	0x0000	0x001B
DAC_29	0x00000074	0x0000	0x0000	0x001B
DAC_30	0x00000078	0x0000	0x0000	0x001B
DAC_31	0x0000007C	0x0000	0x0000	0x001B
DAC_32	0x00000080	0x0000	0x0000	0x001B
DAC_33	0x00000084	0x0000	0x0000	0x001B
DAC_34	0x00000088	0x0000	0x0000	0x001B
DAC_35	0x0000008C	0x0000	0x0000	0x001B
DAC_36	0x00000090	0x0000	0x0000	0x001B
DAC_37	0x00000094	0x0000	0x0000	0x001B
DAC_38	0x00000098	0x0000	0x0000	0x001B
DAC_39	0x0000009C	0x0000	0x0000	0x001B
DAC_40	0x000000A0	0x0000	0x0000	0x001B
DAC_41	0x000000A4	0x0000	0x0000	0x001B
DAC_42	0x000000A8	0x0000	0x0000	0x001B
DAC_43	0x000000AC	0x0000	0x0000	0x001B
DAC_44	0x000000B0	0x0000	0x0000	0x001B
DAC_45	0x000000B4	0x0000	0x0000	0x001B
DAC_46	0x000000B8	0x0000	0x0000	0x001B
DAC_47	0x000000BC	0x0000	0x0000	0x001B
DAC_48	0x000000C0	0x0000	0x0000	0x001B
DAC_49	0x000000C4	0x0000	0x0000	0x001B
DAC_50	0x000000C8	0x0000	0x0000	0x001B
DAC_51	0x000000CC	0x0000	0x0000	0x001B
DAC_52	0x000000D0	0x0000	0x0000	0x001B
DAC_53	0x000000D4	0x0000	0x0000	0x001B
DAC_54	0x000000D8	0x0000	0x0000	0x001B
DAC_55	0x000000DC	0x0000	0x0000	0x001B
DAC_56	0x000000E0	0x0000	0x0000	0x001B
DAC_57	0x000000E4	0x0000	0x0000	0x001B
DAC_58	0x000000E8	0x0000	0x0000	0x001B
DAC_				



0x50000800	0x3b
0x50000804	
0x50000808	0x800
0x5000080c	0x8000
0x50000810	0x80
0x50000814	0x0
0x50000818	0x0
0x5000081c	0x0
0x50000820	0x800
0x50000824	0x8000
0x50000828	0x80
0x5000082c	0x800

[illegible]





When SINFORMATx bit is set, the MSB bit of the data written to DHRx registers is inverted when it is copied to the DAC_DORx register, and the DAC interface can accept signed data (Q11 to Q11.11 or Q1.7 format). DAC_DHR12Lx register can be used to store 16-bit signed data. The data holding registers. The 12 MSBs of 16-bit data are used for the DAC output data and the MSB bit is inverted. The four LSBs are simply ignored.

选定有符号位的数据格式
方便使用 : arm_float_to_q15 & fsin, &mysin[i], 1;
转换浮点数到整型

pll

2020年4月19日 7:17



Regular conversion can then start either by setting ADSTART=1 (refer to Section 21.4.18). Conversion on external trigger and trigger polarity (EXTSEL, EXTEN, EXTSEL, EXTEN) or when an external trigger event occurs, if triggers are enabled.

Parameter Settings | User Constants | NVIC Settings | DMA Settings | GPIO Settings

Configure the below parameters

Search (Ctrl+F)

ADCs Common Settings

Mode: Independent mode

ADC Settings

Clock Prescaler: Synchronous clock mode divided by 2

Resolution: Asynchronous clock mode divided by 16

Data Alignment: Asynchronous clock mode divided by 32

Gain Compensation: Asynchronous clock mode divided by 64

Scan Conversion Mode: Asynchronous clock mode divided by 128


End Of Conversion Selection: Asynchronous clock mode divided by 256

Low Power Auto Wait: Synchronous clock mode divided by 1

Continuous Conversion Mode: Synchronous clock mode divided by 2

Discontinuous Conversion Mode: Synchronous clock mode divided by 4

DMA Continuous Requests: Disabled



Single conversion mode (CONT=0)
Continuous conversion mode (CONT=1)
The ADC performs once all the regular conversions of the channels and then automatically restarts and continuously converts each conversion of the sequence.
It is not possible to have both discontinuous mode and continuous mode enabled. It is forbidden to set both DISCEN=1 and CONT=1.
21.4.20 Discontinuous mode

21.4.23 End of conversion, end of sampling phase (EOC, EOC, EOCMP)

21.4.24 End of conversion sequence (EOS, EOS)

Parameter Settings | User Constants | NVIC Settings | DMA Settings | GPIO Settings

Configure the below parameters

Search (Ctrl+F)

ADCs Common Settings

Mode: Independent mode

ADC Settings

Clock Prescaler: Synchronous clock mode divided by 2

Resolution: Asynchronous clock mode divided by 16

Data Alignment: Asynchronous clock mode divided by 32

Gain Compensation: Asynchronous clock mode divided by 64

Scan Conversion Mode: Asynchronous clock mode divided by 128

End Of Conversion Selection: Asynchronous clock mode divided by 256

Low Power Auto Wait: Synchronous clock mode divided by 1

Continuous Conversion Mode: Synchronous clock mode divided by 2

Discontinuous Conversion Mode: Synchronous clock mode divided by 4

DMA Continuous Requests: Disabled

Gain compensation
When GCOMP bit is set in ADC_CCR2 register, the gain compensation is activated on all the converted data. After each conversion, data is calculated with the following formula:
DATA = (DATA * GCOMP) / 4096
As GCOMP can be programmed from 0 to 4095, the actual gain compensation factor can range from 0 to 3.99975.

Parameter Settings | User Constants | NVIC Settings | DMA Settings | GPIO Settings

Configure the below parameters

Search (Ctrl+F)

ADCs Common Settings

Mode: Independent mode

ADC Settings

Clock Prescaler: Synchronous clock mode divided by 2

Resolution: Asynchronous clock mode divided by 16

Data Alignment: Asynchronous clock mode divided by 32

Gain Compensation: Asynchronous clock mode divided by 64

Scan Conversion Mode: Asynchronous clock mode divided by 128

End Of Conversion Selection: Asynchronous clock mode divided by 256

Low Power Auto Wait: Synchronous clock mode divided by 1

Continuous Conversion Mode: Synchronous clock mode divided by 2

Discontinuous Conversion Mode: Synchronous clock mode divided by 4




DMA Continuous Requests: Disabled

Table 163. ADC1/2 - External triggers for regular channels


Name	Source	Type	EXTSEL[4:0]
adc_ext_trg21	htim_adc_trg1	Internal signal from on-chip timers	10101







Table 161. Configuring the trigger polarity for regular external triggers


EXTSEL[4:0]	Source
00	Hardware Trigger with detection on the rising edge
01	Hardware Trigger with detection on the falling edge
10	Hardware Trigger with detection on both the rising and falling edges
11	Hardware Trigger with detection on both the rising and falling edges







PC3
ADC1_IN1
PA0
ADC1_IN2
PA1
PA2
VSS
VDD








ADC1_IN6



```

187 /* USER CODE BEGIN 1 */
188 void MY_HRTIM1_START(void)
189 {
190     HAL_HRTIM_WaveformOutputStart(&hrtim1, HRTIM_OUTPUT_TF1);
191     HAL_HRTIM_SimpleBaseStart(&hrtim1, HRTIM_TIMERINDEX_TIMER_F);
192 }
193 /* USER CODE END 1 */
194
195 /***** (C) COPYRIGHT STMicroelectronics *****/

```



```

38 void MX_HRTIM1_Init(void);
39
40 void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *
41
42
43 /* USER CODE BEGIN Prototypes */
44 void MY_HRTIM1_START(void);
45 /* USER CODE END Prototypes */
46

```

```

149 /* USER CODE BEGIN 1 */
150
151 uint16_t adc_buffer[3];
152 void my_adc_start() {
153     /* Run the ADC calibration in single-ended mode */
154     if (HAL_ADCEx_Calibration_Start(&adc1, ADC_SINGLE_ENDED) != HAL_OK) {
155         /* Calibration Error */
156         Error_Handler();
157     }
158
159     /*== Start ADC conversions =====*/
160     /* Start ADC group regular conversion with DMA */
161     if (HAL_ADC_Start_DMA(&adc1, (uint32_t*) &adc_buffer, 3) != HAL_OK) {
162         /* ADC conversion start error */
163         Error_Handler();
164     }
165 }
166
167 /* USER CODE BEGIN 2 */

```

```

39 void MX_ADC1_Init(void);
40
41 /* USER CODE BEGIN Prototypes */
42 void my_adc_start();
43 /* USER CODE END Prototypes */
44
45 #ifdef __cplusplus
46 }
47 #endif

```

```

91 MX_GPIO_Init();
92 MX_DMA_Init();
93 MX_ADC1_Init();
94 MX_HRTIM1_Init();
95 /* USER CODE BEGIN 2 */
96 my_adc_start();
97 MY_HRTIM1_START();
98 /* USER CODE END 2 */
99

```

SFRs

type filter text

注册	地址	值
HRTIM_TIMF		
TIMFCR	0x40016b00	0xd
TIMFISR	0x40016b04	0x102611
TIMFICR	0x40016b08	
TIMFDIER	0x40016b0c	0x0
CNTFR	0x40016b10	0x683
PERFR	0x40016b14	0xd48

注册

地址

值

注册	地址	值
ISR	0x50000000	0xb
IER	0x50000004	0x10
CR	0x50000008	0x10000005
CFGR	0x5000000c	0x800006a3
CFGR2	0x50000010	0x0
SMPR1	0x50000014	0x0
SMPR2	0x50000018	0x0
TR1	0x50000020	0x00000000
TR2	0x50000024	0x00000000
TR3	0x50000028	0x00000000
SQR1	0x50000030	0x1b0
SQR2	0x50000034	0x0
SQR3	0x50000038	0x0
SQR4	0x5000003c	0x0
DR	0x50000040	0x4e4

adc_buffer

名称	地址	值
adc_buffer[0]	uint16_t [3]	0x20001110 <adc_buffer[0]>
adc_buffer[1]	uint16_t	0
adc_buffer[2]	uint16_t	0

```

2659 /*
2660  * weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *adc)
2661  *
2662  * Prevent unused argument(s) compilation warning */
2663 UNUSED(adc);
2664
2665 /* NOTE : This function should not be modified. When the callback is needed,
2666  *         function HAL_ADC_ConvCpltCallback must be implemented in the user file.
2667  */
2668
2669

```

Debug

Project Explorer

PLL [STM32 Cortex-M C/C++ Application]

PLL Lock [cores: 0]

Thread #1 [main] 1 [core: 0] (Suspended: Breakpoint)

HAL_ADC_ConvCpltCallback() at stm32g4xx_hal_adc.c:2668 0x800



ADC_DMAConvCplt() at stm32g4xx_hal_adc.c:3592 0x8001dfc


HAL_DMA_IRQHandler() at stm32g4xx_hal_dma.c:788 0x8002738

DMA1_Channel1_IRQHandler() at stm32g4xx_it.c:208 0x8000962

<signal handler called>() at 0xfffffff

main() at main.c:102 0x80007b0






输入信号预处理

2020年4月20日 12:06

低通滤波，获取直流偏置，可以在更新输出后运算



$$|1_b) = \frac{C(k)}{R(k)} = \frac{6.2e-4 (1+Z^{-1})}{1 - 0.9987 Z^{-1}}$$

$$C(k) = 6.2e-4 (1+Z^{-1}) R(k) - \frac{(-0.9987)}{4} C(k-1)$$

误差累积，
不会致使
C(k)发散吗
6

运算速度提升

2020年4月21日 9:38

三相SPLL C代码 硬件 (FMAC, CORDIC) 加速

2020年4月22日 7:12

运算定点化

2020年4月21日 9:38

程序在CCM内存运行

2020年4月21日 9:39


<https://community.st.com/s/question/0D50X00009XkYIO/how-to-use-ccm-ram-within-stm32-microcontroller-for-functions-and-variables>

www.st.com

http://www.st.com/resource/en/application_note/dm00083249.pdf

MPSK 载波恢复

2020年8月6日 21:09



<https://www.eefocus.com/component/470460>

AC7010与AC7020区别		
	AC7010	AC7020
FPGA 型号	XC7Z010-1CLG400C	XC7Z020-2CLG400I
速度等级	-1	-2
芯片级别	商业级	工业级
内存大小	4Gbit	8Gbit
逻辑单元数量	28K	85K
ARM 核主频	666MHz	767MHz

锁相环有关文献线索

2022年12月28日 18:02

10.1109/JESTPE.2014.2345741

多篇讨论PLL的文献引用此文